

Maharashtra Institute of Technology, Aurangabad

(An Autonomous Institute)

END SEMESTER EXAMINATION

Second Year B.Tech (CSE) – Feb/Mar-2023

Course Code : CSE204

Course Name : Computer Organization and Architecture

Marking Scheme and Solution

Q. 1	Solve any five	Marks
a)	Identification of component: Transistor Advantages (any 2)	1 1
b)	Amdahl's law: states that "the overall performance improvement gained by optimizing a single part of a system is limited by the fraction of time that the improved part is actually used". Speed up Equation: Amdahl's Law can be expressed in mathematically as follows – $Speedup_{MAX} = 1/((1-p)+(p/s))$ $Speedup_{MAX} = \text{maximum performance gain}$ $s = \text{performance gain factor of } p \text{ after implement the enhancements.}$ $p = \text{the part which performance needs to be improved.}$	1 1
c)	Given: Mapping methods: 4 way set associative Cache size= 16KB=2 ¹⁴ bytes 1 word=32 bits=4 bytes Block size (Offset)= 8 words * 4 bytes = 32 bytes= 2 ⁵ bytes Physical address= 4GB=2 ³² Bytes Block offset= 5 bits No. Of lines=cache size/block size= 2 ¹⁴ /2 ⁵ = 2 ⁹ lines No. Of sets= No. Of lines/set size=2 ⁹ /2 ² =2 ⁷ Set no= 7 bits No. Of tag bits= total size of physical address - set no- offset = 32-(7+5)= 20 bits	1 1
d)	I/O module functions (any 4): Control and Timing, Processor communication, Device communication, data buffering, Error detection	2
e)	(5655) ₈ = 101110101101 By grouping of 4 bits from LSB to MSB hex no. Obtained Ans: BAD	1 1

f)	<p>Represent the +384 in IEEE 32 bit floating point format</p> <p>Binary of 384=110000000 = 1.1 × 21000</p> <p>Change binary exponent to biased exponent:</p> <p>127 + 8 = 135 = 10000111</p> <p>Format: 0 10000111 000000000000000000000000</p>	1						
g)	<p>2's complement representation of -6</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tbody> <tr> <td>-6</td> <td>11111010</td> </tr> <tr> <td>+13</td> <td>00001101</td> </tr> <tr> <td style="border-top: 1px solid black;">+7</td> <td style="border-top: 1px solid black;">00000111</td> </tr> </tbody> </table>	-6	11111010	+13	00001101	+7	00000111	1
-6	11111010							
+13	00001101							
+7	00000111							
h)	<p>Given, LHS=$A'.B+B.C'+B.C+A.B'.C'$</p> <p>$A'B+(BC'+BC')+BC+AB'C'$ [By idempotent law, $BC' = BC' + BC'$]</p> <p>$A'B+(BC'+BC)+(BC'+AB'C')$</p> <p>$A'B+B(C'+C)+C'(B+AB')$ [By distributive laws]</p> <p>$A'B+B.1+C'(B+A)$ [$(C' + C) = 1$ and absorption law $(B + AB') = (B + A)$]</p> <p>$B(A'+1)+C'(B+A)$</p> <p>$B.1+C'(B+A)$ [$(A' + 1) = 1$]</p> <p>$B+BC'+AC'$</p> <p>$B(1+C')+AC'$</p> <p>$B + AC'$</p> <p>=RHS</p> <p>Hence proved</p>	1						
Q.2	Solve any two following questions	8						
a)	Need of GPU Applications of GPU	2 2						
b)	Minimum 4 differentiating points	4						
c)	Multi core architecture with diagram Working	2 2						
Q.3	Solve any two following questions	8						
a)	Identification of processor: ARM processor Justification	1 3						
b)	Explanation min 4 points	4						
c)	Two different compilers are being tested for a 500 MHz. machine with three different classes of instructions: A, B and C which requires 1, 2 and 3 cycles respectively.							

		Instruction Counts in billions															
Code from	A	B	C														
Compiler-1	5	1	1														
Compiler-2	10	1	1														
a) Find CPU execution time and MIPS of both compilers.					1												
$\text{CPU Clock cycles}_1 = (5 \times 1 + 1 \times 2 + 1 \times 3) \times 10^9 = 10 \times 10^9$ $\text{CPU Clock cycles}_2 = (10 \times 1 + 1 \times 2 + 1 \times 3) \times 10^9 = 15 \times 10^9$					1												
$\text{CPU time}_1 = 10 \times 10^9 / 500 \times 10^6 = 20 \text{ seconds}$ $\text{CPU time}_2 = 15 \times 10^9 / 500 \times 10^6 = 30 \text{ seconds}$					1												
$\text{MIPS}_1 = (5 + 1 + 1) \times 10^9 / 20 \times 10^6 = 350$ $\text{MIPS}_2 = (10 + 1 + 1) \times 10^9 / 30 \times 10^6 = 400$					1/2												
b) Which sequence will be faster according to MIPS ?	Compiler 2 is faster				1/2												
c) Which sequence will be faster according to CPU time?	Compiler 1 faster																
Q.4	Solve any two following questions				8												
a)	Diagram of Direct Mapping				1												
	Formula				1												
	Explanation				2												
b)	Justification				4												
c)	Explanation with example				4												
Q.5	Solve any two following questions				8												
a)	Identification of I/O Technique: DMA				1												
	Explanation				3												
b)	Minimum 2 key features of Thunderbolt technology				2												
	protocol stack diagram				1												
	Explanation				1												
c)	Each device techniques carry 2 marks				4												
Q.6	Solve any two following questions				8												
a)	1) 2560																
	Binary : 101000000000 HEX= A00				2												
	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td style="padding: 5px;">16</td> <td style="padding: 5px;">2560</td> <td style="padding: 5px;"></td> </tr> <tr> <td style="padding: 5px;">16</td> <td style="padding: 5px;">160</td> <td style="padding: 5px;">0</td> </tr> <tr> <td style="padding: 5px;">16</td> <td style="padding: 5px;">10</td> <td style="padding: 5px;">0</td> </tr> <tr> <td style="padding: 5px;">16</td> <td style="padding: 5px;">0</td> <td style="padding: 5px;">10</td> </tr> </table>			16	2560		16	160	0	16	10	0	16	0	10		
16	2560																
16	160	0															
16	10	0															
16	0	10															

2) 204.125
HEX: CC.2

16	2560	
16	160	0
16	10	0
16	0	10

1

For Decimal Numbers

Decimal Number			Answer	Ineger Part
0.125	x	16	=	2
				2

Binary: 11001100.001

2	204	
2	102	0
2	51	0
2	25	1
2	12	1
2	6	0
2	3	0
2	1	1
2	0	1

1

For Decimal Numbers

Decimal Number			Answer	Integer Part
0.125	x	2	=	0.25
				0
0.25	x	2	=	0.5
				0
0.5	x	2	=	1
				1

Write the Integer part from top to bottom=001

b) Hexadecimal to binary and decimal
 1) A64 : Binary: 101001100100
 Write equivalent binary for given hexadecimal value
 A64=101001100100
 Decimal:
 $A64_{16} = (A \times 16^2) + (6 \times 16^1) + (4 \times 16^0)$
 ANS: 2660
 2) 1F.C : Binary: 00011111.1100
 Decimal:
 $1F.C_{16} = (1 \times 16^1) + (F \times 16^0) + (C \times 16^{-1})$
 ANS: 31.75

1

1

1

1

c) Programmable Logic Array
Design of PLA

2

2

~~4~~

bm

Paper Setter Signature