






Model Answers MPMC

		Marks																				
Q. 1	Solve any five following questions																					
a)	<p>Define Boolean Algebra and draw block diagram of logic gate.</p> <p>To reduce or minimise any logic equations, mathematician <i>George Boolean</i> developed rules for manipulation of binary variables, known as <i>Boolean algebra</i>. By applying the rules of boolean algebra we can minimise the logic equation, which automatically reduces the hardware.</p> <p>Under this chapter we are going to study logic gates and boolean algebra.</p> <p><b>4.2 Logic Gates :</b></p> <p>The electronic or logic circuit having one or more than one inputs and only one output is called logic gate. The block diagram of logic gate is shown in fig. 4.1.</p> 	(2) 1 1																				
b)	<p>Draw Full subtractor using Half Subtractor</p>  <p>Fig. 4.13 : Full Subtractor Using Half Subtractor</p> 	(2) 2																				
c)	<p>Explain Instruction MOV [1000],AL</p> <p>→ It's a data transfer instruction</p> 	(2) 1 1																				
d)	<p>Give Example of Arithmetic instructions</p> <p>➤ Any one</p> <table border="1"> <thead> <tr> <th>OPCODE</th> <th>OPERAND</th> <th>EXPLANATION</th> <th>EXAMPLE</th> </tr> </thead> <tbody> <tr> <td>ADD</td> <td>D, S</td> <td>D = D + S</td> <td>ADD AX, [2050]</td> </tr> <tr> <td>ADC</td> <td>D, S</td> <td>D = D + S + prev. carry</td> <td>ADC AX, BX</td> </tr> <tr> <td>SUB</td> <td>D, S</td> <td>D = D - S</td> <td>SUB AX, [SI]</td> </tr> <tr> <td>SBB</td> <td>D, S</td> <td>D = D - S - prev. carry</td> <td>SBB [2050], 0050</td> </tr> </tbody> </table>	OPCODE	OPERAND	EXPLANATION	EXAMPLE	ADD	D, S	D = D + S	ADD AX, [2050]	ADC	D, S	D = D + S + prev. carry	ADC AX, BX	SUB	D, S	D = D - S	SUB AX, [SI]	SBB	D, S	D = D - S - prev. carry	SBB [2050], 0050	(2) 2
OPCODE	OPERAND	EXPLANATION	EXAMPLE																			
ADD	D, S	D = D + S	ADD AX, [2050]																			
ADC	D, S	D = D + S + prev. carry	ADC AX, BX																			
SUB	D, S	D = D - S	SUB AX, [SI]																			
SBB	D, S	D = D - S - prev. carry	SBB [2050], 0050																			
e)	<p>What is EEPROM?</p> <p>EEPROM is short for "<b>electrically erasable programmable read-only memory.</b>" It's a flash drive memory device designed to retain the stored information even when the power is off.</p>	(2) 2																				
f)	<p>What is LM35, give steps to fetch data.</p> <p>The LM35 is a sensor that is capable of measuring temperature.</p> 	(2) 1 1																				

g) How much is data memory of 8051  
 > 0000h  
 > To ffffh  
 > Explanation expected

(2)  
1  
1

h) What are the addressing modes of 8051  
 > In 8051 There are six types of addressing modes.

- Immediate Addressing Mode
- Register Addressing Mode
- Direct Addressing Mode
- Register Indirect Addressing Mode
- Indexed Addressing Mode
- Implied Addressing Mode

(2)  
1  
1

Q. Solve any two following questions  
2

a) Write truth table for three input Ex-OR gate with its applications.

(4)  
2  
2

**Application of Ex-OR :**  
 Some of the applications of Ex-OR gate is given below

- 1) It is used as magnitude comparator.
- 2) It is used in binary to gray code converter.
- 3) It is used in parity generator.
- 4) It is used in adder and subtractor circuits.

Input			Output
A	B	C	Y
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

For three input Ex-OR gate

b) Prove Associative laws using Truth table

4  
2  
2

**4.3.15 Associative Laws :**

- 1)  $A + (B + C) = (A + B) + C$
- 2)  $A \cdot (B \cdot C) = (A \cdot B) \cdot C$

The associative law allows the group of variables and can be stated as "The grouping of any two terms of sum or any two factors of product does not affect the operation".

**Proof:** The proof of above two laws are given in table 4.14 and table 4.15. The possible number of input combination is  $(2^N = 2^3 = 8)$  is eight.

**Table 4.14**

A	B	C	$A + (B + C)$	$(A + B) + C$
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	1
1	0	0	1	1
1	0	1	1	1
1	1	0	1	1
1	1	1	1	1

↓

These two columns are matching.  
Therefore,  $A + (B + C) = (A + B) + C$

**Table 4.15**

A	B	C	$A \cdot (B \cdot C)$	$(A \cdot B) \cdot C$
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
0	1	1	0	0
1	0	0	0	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

↓

These two columns are matching.  
Therefore,  $A \cdot (B \cdot C) = (A \cdot B) \cdot C$

c) Reduce the following expression using Boolean algebra, implement the simplified form using NAND Gates  $Y=AB+\overline{A}C+A\overline{B}C(AB+C)$  (4)

Answer:

$$Y = AB + \overline{A}C + A\overline{B}C(AB+C)$$

i)

$$= AB + \overline{A}C + ABC.AB + A\overline{B}C.C$$

(Distributive Law)

$$= AB + \overline{A}C + 0 + A\overline{B}C$$

(AND Law)

$$= AB + \overline{A}C + A\overline{B}C$$

(OR Law)

$$= A(B + \overline{B}C) + \overline{A}C$$

(Distributive Law)

$$= A(B+C) + \overline{A}C$$

(Other Law  $B + \overline{B}C = B + C$ )

$$= AB + AC + \overline{A}C$$

(Distributive Law)

$$= AB + AC + \overline{A} + \overline{C}$$

(Demorgan's Law)

$$= AB + \overline{A} + C + \overline{C}$$

(Other Law  $\overline{A} + AC = \overline{A} + C$ )

$$= AB + \overline{A} + 1$$

(OR Law  $C + \overline{C} = 1$ )

$$Y = 1$$

(OR Law  $1 + \overline{A} + AB = 1$ )

3  
1

Q. Solve any two following questions 3

a) Simplify the following three variable logic expression  $Y = \prod M(1,3,5)$  (4)

Ex. 7.5.4: Simplify the following three variable logic expression.

$$Y = \prod M(1, 3, 5)$$

Soln.: The given expression can be expressed in terms of maxterms as,

$$Y = M_1 \cdot M_3 \cdot M_5 = (A + B + C)(A + \overline{B} + \overline{C})(\overline{A} + B + C)$$

Step 1: Bring the expression into SOP form.

$$\therefore Y = (A + B + C)(A + \overline{B} + \overline{C})(\overline{A} + B + C)$$

$$= (A + B + C)(A\overline{A} + AB + A\overline{C} + \overline{A}B + BB + B\overline{C} + \overline{A}C + B\overline{C})$$

Step 2: Simplify

But  $A\overline{A} = 0$ ,  $BB = B$  and  $\overline{C}C = 0$

$$\therefore Y = (A + B + C)(AB + A\overline{C} + \overline{A}B + BC + AC + B\overline{C} + C)$$

$$= (A + B + C)[AB + AC + \overline{A}C + \overline{A}B + BC + B\overline{C} + C]$$

$$= (A + B + C)[AB + \overline{C}(A + \overline{A}) + \overline{A}B + C(B + B) + C]$$

But  $(A + \overline{A}) = 1$ ,  $(B + B) = 1$

$$\therefore Y = (A + B + C)[AB + \overline{C} + \overline{A}B + C + C]$$

But  $C + C = C$

$$\therefore Y = (A + B + C)(AB + \overline{A}B + C + C) = (A + B + C)(AB + \overline{A}B + C)$$

$$= AAB + A\overline{A}B + AC + ABB + \overline{A}BB + BC + ABC + \overline{A}BC + CC$$

But  $AAB = AB$ ,  $A\overline{A}B = 0$ ,  $ABB = AB$ ,  $\overline{A}BB = 0$  and  $CC = C$

$$\therefore Y = AB + AC + AB + BC + ABC + \overline{A}BC + C$$

But  $AB + AB = AB$

$$\therefore Y = AB + AC + BC + ABC + \overline{A}BC + C$$

$$= AB + ABC + AC + BC + \overline{A}BC + C$$

$$= AB(1 + C) + AC + BC + \overline{A}BC + C$$

.....since  $(1 + C) = 1$

$$= AB + AC + BC + \overline{A}BC + C$$

.....since  $(A + B + \overline{A}B + C) = 1$

$$\therefore Y = AB + C$$


2  
2

b) List out types of Flip-flops and explain SR Flip flop. (4)

>  
Flip-flop is a circuit that maintains a state until directed by input to change the state. A basic flip-flop can be constructed using four-NAND or four-NOR gates. **Types of flip-flops:**

1. RS Flip Flop
2. JK Flip Flop
3. D Flip Flop
4. T Flip Flo


1  
1



TRUTH TABLE

S	R	$Q_N$	$Q_{N+1}$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	-
1	1	1	-

c) Minimize following logic function using K-maps and realize using the basic gate  $F(A,B,C,D) = \sum m(0,1,2,3,7,8,9,10,11,12,13)$



Q. Solve any two following questions  
4

a) State the features of microprocessor 8086. (any six)

- 1.2 Features of 8086
- 1) It operates on single +5 V power supply.
  - 2) The 8086 has 20 bit address lines, hence it can address 1M byte memory locations.
  - 3) It operates with 5 MHz clock frequency.
  - 4) The 6 byte queue is used in 8086 to speed up instructions execution.
  - 5) It has 16 bit multiplexed address/data bus, which reduces the number of pins.
  - 6) The 8086 performs arithmetic and logical operations on bit, byte, word including multiply and divide operations.

7) The 8086 can generate 16 bit I/O address hence it can access  $2^{16} = 65535$  I/O ports.  
 8) The 8086 work with register, direct, immediate, register indirect, based and indexed addressing modes.  
 9) The 8086 operates in minimum mode and maximum mode. When one microprocessor is used in system, the 8086 operates in the minimum mode. When two or more processors are used, it operates in maximum mode.  
 10) The 8086 supports multiprogramming.  
 11) It provides 16 bit registers as AX, BX, CX, DX, index register SI and DI, base pointer BP and stack pointer SP.  
 12) It consists of four segments CS (Code Segment), DS (Data Segment), ES (Extra Segment) and SS (Stack Segment).  
 13) The 8086 flag register contains 9 flags. The conditional flags are SF (Sign Flag), CF (Carry Flag), ZF (Zero Flag), PF (Parity Flag), OF (Overflow Flag) and AF (Auxiliary Flag). The control flags are TF (Trap Flag), DF (Direction Flag) and IF (Interrupt Flag).

b) List out addressing mode of 8086  
 >  
 There are eight addressing modes in 8086 MPU. These modes are:

- Immediate Addressing Mode
- Register Addressing Mode
- Direct Addressing Mode
- Register Indirect Addressing Mode
- Based Addressing Mode
- Indexed Addressing Mode
- Based-Index Addressing Mode
- Based-Index with displacement addressing mode

c) Draw pin diagram for 8086

Brief info expected

**Q. 5 Solve any two following questions**

a) State the Operating Modes of 8086 with brief information about pins.

There are two operating modes of operation for Intel 8086, namely the **minimum mode** and the **maximum mode**.

When only one 8086 CPU is to be used in a microprocessor system, the 8086 is used in the **Minimum mode** of operation.

**Pin Description for Minimum Mode**

In this minimum mode of operation, the pin  $MN/\overline{MX}$  is connected to 5V D.C. supply i.e.  $MN/\overline{MX} = VCC$ .

The description about the pins from 24 to 31 for the minimum mode is as follows:

**INTA (Output):** Pin number 24 interrupts acknowledgement. On receiving interrupt signal, the processor issues an interrupt acknowledgment signal. It is active LOW.

**ALE (Output):** Pin no. 25. Address latch enable. It goes HIGH during T1. The microprocessor 8086 sends this signal to latch the address into the Intel 8282/8283 latch.

**DEN (Output):** Pin no. 26. Data Enable. When Intel 8287/8286 octal bus transceiver is used this signal. It is active LOW.

**DT/R (output):** Pin No. 27 data Transmit/Receives. When Intel 8287/8286 octal bus transceiver is used this signal controls the direction of data flow through the transceiver. When it is HIGH, data is sent out. When it is LOW, data is received.

**M/IO (Output):** Pin no. 28, Memory or I/O access. When this signal is HIGH, the CPU wants to access memory. When this signal is LOW, the CPU wants to access I/O device.

**WR (Output):** Pin no. 29, Write. When this signal is LOW, the CPU performs memory or I/O write operation.

**HLDA (Output):** Pin no. 30, Hold Acknowledgment. It is sent by the processor when it receives HOLD signal. It is active HIGH signal. When HOLD is removed HLDA goes LOW.

**HOLD (Input):** Pin no. 31, Hold. When another device in microcomputer system wants to use the address and data bus, it sends HOLD request to CPU through this pin. It is an active HIGH signal.

Pin Description for Maximum Mode

In the maximum mode of operation, the pin MN/MX is made LOW. It is grounded.

b) Explain in brief Push and Pop Instruction

#### 1.10 PUSH and POP Instruction

The stack is some part of RAM area set aside to store return addresses for subroutine calls, processor status after interrupt before going to ISR (interrupt service routine) and also to store the contents of register which may be changed or destroyed by the subroutine.


The stack is a 64 K byte memory whose base address is determined by the SS segment register. Two CPU registers normally point into this area. These are SP and BP.

The stack is not another data segment but a special area in a memory used by the processor for temporary data storage.


The instruction related to stack are PUSH and POP instruction. The PUSH source instruction is used to store the content of register into stack and POP destination instruction causes the data currently on top of stack to be popped into the destination operand. The operations of PUSH & POP instructions are explained in the following example. The SP all the time point to the top of stack (TOS), means to the last entry pushed on the stack.

For example :

SS : SP  
2000 : 0200



Assume that stack pointer is initialised with SS = 2000H and SP = 0200H. The effective address of stack is 2000H + 0200 = 20200 H.



Before using the stack it is important that register SP must be initialized.



b) Give generalize structure of internal RAM of 8051

(4)

The 8051 has internal RAM of 128 bytes and internal ROM of 4K bytes. The RAM is used to store variable data that can be altered as the program runs. The ROM is used to store code bytes.

### 8.2.5.1 Internal RAM

The 128-byte internal RAM, which is shown in fig. 8.8 and in detail in fig. 8.9, is organised in three distinct areas. The 128 bytes of RAM can be accessed by both direct and indirect addressing.

- 1) Four banks of 8 byte each,
- 2) Bit addressable area of 16-bytes,
- 3) General purpose RAM area.




Fig. 8.8 Generalised Structure of Internal RAM

2

2

c) Draw interfacing diagram of 8 LED to 8051, also write program to blink 8 LED.

(4)

Answer :

The interfacing diagram is shown in fig. 9.31.




Fig. 9.31 : Interfacing of 8 LEDs to 8051 microcontroller

ALP:

START

```

MOV P1, #00H
MOVA, #FFH
MOV P1, A
LCALL DELAY
MOVA, #00H
MOV P1, A
LCALL DELAY
LJMP START
    
```

DELAY Subroutine

LOOP

UP

```

MOV R1, #FFH
MOV R2, #FFH
DJNZ R2, UP
DJNZ R1, LOOP
RET
    
```

```

: Port 1 as output port.
: Data FFH for LED ON
: LED ON
: Call a delay subroutine
: Data 00H for LED OFF
: LED OFF
: Call a delay subroutine
: Jump to START for continuous ON and OFF LED

: Count 1 = (255)10 = (FF)16
: Count 2 = (255)10 = (FF)16
: If R2 ≠ 00H, Jump to UP
: If R1 ≠ 00H, Jump to LOOP
: Return from subroutine
    
```

2

2